Abstract
Introduction
The original motivation for the study of reversible circuits is the possibility of nearly energy-free computation. Landauer [14] showed that traditional irreversible circuits necessarily dissipate energy due to the erasure of information. It was later shown that, in principle, it was possible to perform reversible computation with arbitrarily small energy dissipation [2, 8] . Though the fraction of the power consumption in current VLSI circuits attributed to information loss is negligible, this is expected to change as increasing packing densities force the power consumption per gate operation to decrease, making reversible computation an attractive alternative.
A major new motivation for the study of reversible circuits is provided by the emerging field of quantum computation [15] . In a quantum circuit the operations are performed on quantum states or qubits rather than bits. Since quantum evolution is inherently reversible, the resulting quantum computation is as well. Classical reversible circuits form an important class of these quantum circuits. £ This work was supported by the DARPA QuIST program. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing official policies of endorsements, either expressed or implied, of the Defense Advanced Research Projects Agency (DARPA) or the U.S. Government. Very little previous research has been done on testing for reversible circuits. A notable exception is work done at Montpellier, where reversibility was studied in the context of on-line testing [3, 4] . In their work reversibility was used to synthesize on-line test structures for irreversible circuits. In contrast, our focus is on testing of inherently reversible circuits. In particular, we consider the problem of generating efficient test sets for these circuits. Though this problem is hard for conventional irreversible circuits, it can be significantly simplified in our case. Agrawal [1] has shown that fault detection probability is greatest when the information output of a circuit is maximized. This suggests that it may be easier to detect faults in reversible circuits, which are information lossless, than in irreversible ones. While this previous work focused on probabilistic testing, here we are concerned with complete deterministic testing. One of our results shows that surprisingly few test vectors are necessary to fully test a reversible circuit under the multiple stuck-at fault model, with the number growing at most logarithmically both in the number of inputs and the number of gates. This provides additional motivation for studying reversible circuits, namely they may be much easier to test than their irreversible counterparts.
Notation
A logic gate is reversible if the mapping of inputs to outputs is bijective, that is, every distinct input yields a distinct output, and the number of input and output wires are equal. If it has k inputs (and outputs), we call it a reversible k ¢k gate. Three commonly used gates, composing the CNT-gate library, are shown in Figure 1 . The NOT gate inverts the input, the C-NOT gate passes the first input through and inverts the second if the first is 1, and the Toffoli gate passes the first two inputs through and inverts the third if the first two are both 1.
A well-formed reversible circuit is constructed by starting with n wires, forming the basic circuit, and iteratively concatenating reversible gates to some subset of the output wires of the previous circuit. The outputs of each reversible gate replace the wires at its input. This iterative construction naturally gives us the notion of levels in the circuit; the inputs to the circuit are at level 0, and the outputs of any gate are at one plus the highest level of any of its inputs. For convenience in cases where a wire at the input of a gate is at level i and the outputs are at level j i · 1, we say the input is at all levels between i and j 1 inclusively. This gives us n wires at each level. Figure 2 shows an example of a reversible circuit with the levels denoted by dotted lines. The depth d of the circuit is the maximum level, which can be no larger than the number of gates in the circuit. We will often find it convenient to use an n-bit vector to refer to the value of the wires at a given level in the circuit. A binary vector has weight k if it contains exactly k ones, and we denote the all-0's and all-1's vectors by 0 and 1 respectively. The iterative construction also gives us the notion of a subcircuit, the part of the original circuit between levels i and j, or more specifically, the circuit formed by the gates with outputs at level greater than i and less than j · 1. We denote the function computed by the sub-circuit as f i j and its inverse as f 1 i j . If we omit the first subscript i it should be assumed to be 0. The function of the entire circuit is then f d .
We say a reversible circuit is L-constructible, if it can be formed using the L-gate library. Some important gate libraries used here are the CNT-gate library mentioned above, the C-NOT gate library consisting of only C-NOT gates, and the U-gate library which consists of all possible reversible n¢n gates. These three gate libraries compute the set of even permutations, the set of linear reversible functions, and the set of all permutations respectively [16] . The reversible circuit shown in Figure 2 uses the CNT-gate library.
Complete Test Sets
The goal here is, given a reversible circuit C and a fault set F, to generate a set of test vectors that can be used to detect all faults in F. We call such a test set complete. A complete test set with the fewest possible vectors is minimal.
Two properties of reversibility simplify the test set generation problem. The first is controllability: there is a test vector that will generate any given desired state on the wires at any given level. The second is observability: any single fault that changes an intermediate state in the circuit will also change the output. Neither property holds in general for irreversible circuits.
For most of this paper we adopt the stuck-at fault model used in testing conventional circuits, which includes all faults that fix the values of wires in the circuit to either 0 or 1. For reversible circuits we show that any test set that detects all single faults, also detects any number of simultaneous faults. In Section 6 we extend our results to an alternate, and more general, model where the fault set consists of single gate failures.
General Properties
The following proposition provides a simple necessary and sufficient condition for a test set to be complete for the stuck-at fault model. Proof Assume without loss of generality that a test set does not set a wire at level i to 0. A stuck-at 1 fault at this point in the circuit is then undetectable, since the outputs from the test set are unaffected.
On the other hand, if all wires at every level can be set to both 0 and 1 by the test set, then a stuck-at fault must affect at least one test vector, changing the value of the wire at that level from a 0 to a 1 or vice versa. By the observability property this change will affect the output. ¾
The following proposition shows that, in fact, the single stuckat fault and multiple stuck-at fault models are equivalent for reversible circuits. The intuition behind this property is that in the case of multiple faults the final fault(s), i.e., those closest to the outputs, can be detected by working backwards from the outputs. Proof Suppose we have a counter-example. Then there must be a complete test set for some reversible circuit under the single fault model, which is not complete for multiple faults. So at least one multiple fault M is undetectable by our test set. Since M is undetectable, the outputs of the circuit to our test set must be the same as those of the fault-free circuit. Now M is composed of faults at various levels. Let t be the deepest level containing a sub-fault of M. Since no sub-faults occur at any level greater than t, the reversible sub-circuit between level t and the outputs is identical to the corresponding sub-circuit in the fault-free circuit. Therefore, since the outputs to our test set and the reversible sub-circuit between level t and the outputs are the same as for the fault-free circuit, the values of the wires at level t must also be the same as for the fault-free circuit. Since our test set is complete under the single fault model, by Proposition 1 each wire at level t must take both the value 0 and 1. However this is a contradiction, since there is at least one sub-fault at level t that fixes the value of a wire. ¾ This equivalence between the single and multiple stuck-at fault models allows us restrict our attention to the simpler case of single faults. If we have an n-wire circuit with l gates of sizes k 1 k l , then a total of 2´n·∑ l i 1 k i µ single stuck-at faults can occur: stuckat 0 and stuck-at 1 faults for each gate input and circuit output. Reversibility then implies the following lemma.
LEMMA 1. Each test vector covers exactly half of the possible faults, and each fault is covered by exactly half of the possible test vectors.
Proof Each test vector sets the bit at each fault site to either 0 or 1, detecting either a stuck-at 1 or stuck-at 0 fault respectively. Therefore, it detects precisely half of the possible single stuck-at faults. For a given stuck-at fault there are 2 n 1 possible values of the bits at that level that can detect the fault, namely those that set the faulty bit to the opposite of the stuck-at value. Since the circuit is reversible, each of these can be traced back to a distinct input vector. Therefore, half of the 2 n input vectors detect the fault. ¾
We can obtain some properties of a minimal test set of a circuit by decomposing the circuit into sub-circuits. For example, the size of a minimal test set for a reversible circuit is greater than or equal to that of any of its sub-circuits. On the other hand, the size of a minimal test set for a circuit formed by concatenating reversible circuits C 1 , , C k is no greater than the sum of the sizes of minimal test sets for the individual C i 's. Finally if two reversible circuits C 1 and C 2 , with minimal test sets with sizes T 1 and T 2 respectively, act on a disjoint set of input/output bits, then the size of the minimal test set of the circuit formed by concatenating C 1 and C 2 is equal to max T 1 T 2 . These properties can be used to bound the size of the minimal test set, and in some cases, to simplify the problem of finding a minimal test set.
Test Set Construction
The following proposition gives a number of complete test set constructions implicitly providing upper bounds on the size of the minimal test set. 
Proof (a) The value of a wire at a given level is set to 0 (or 1) by exactly 2 n 1 input vectors. Therefore, if the test set contains 2 n 1 · 1 vectors, then at least one will set it to 1 (or 0). Since this is true for all fault sites, by Proposition 1 the test set is complete. (b) The vector f 1 i´f i´0 µµ sets the wires at level i to the bitwise inverse of the values set by the 0 vector. Therefore each wire at every level can be set to both 0 and 1 by the test set. By Proposition 1 the test set is complete. (c) To prove this part we first prove that given a reversible circuit and an incomplete set of test vectors, there is a test vector that can be added that covers at least half of the remaining faults.
Let m be the number of test vectors given, F C be the faults covered by this set, and C the size of F C . If none of the remaining 2 n m input vectors cover at least half of the remaining faults, then they must each cover more than half of the faults in F C . By Lemma 1 every test vector covers exactly n · ∑ l i 1 k i faults and every fault is covered by exactly 2 n 1 test vectors. Therefore, the number of times faults in F C are covered (by all input vectors cumulatively) is 2 n 1 ¡C. Therefore, we have the following inequal-
The second inequality is false since the number of faults covered cannot be larger than the total number of faults that can occur. Therefore we have a contradiction, and there must be a test vector that can be added to cover at least half of the remaining faults. By recursively applying this observation we can reduce the number of uncovered faults to 0 in no more than°l
steps (test vectors). ¾ Proposition 3 limits the size of the minimal test set based on the size of the reversible circuit both in terms of its depth and the number of input/output bits; for the circuit in Figure 2 , parts a-c of the proposition give upper bounds of 9, 7, and 6 test vectors, respectively. The final part of the proposition implies that a reversible circuit can be tested by a very small set of tests. As an example, a reversible circuit on 64 wires with a million 3 ¢3 gates can be tested using no more than 23 input vectors. However, while the first two parts of the proposition give practical constructions, the last one does not; consequently, it may not be easy to find such a test set.
(L,n)-Complete Test Sets
We define a test set as´L nµ-complete for gate library L acting on n wires, if it is complete for all circuits formed by the library. The following proposition shows that there is a circuit that requires such a test set.
PROPOSITION 4. Any reversible gate library L acting on n wires has an´L nµ-complete set of test vectors that is minimal for some circuit in the set.
Proof Let C 1 C N be a set of circuits that computes the set of all functions computable using L, and
Then any test set that is complete for C must be complete for any circuit formed by L. Therefore, a minimal test set for C is´L nµ-complete.
¾
The following proposition characterizes´L nµ-complete test sets for three classes of reversible circuits: C-constructible, U-constructible, and CNT -constructible. 
Since the first wire cannot be set to 0 the test set is not complete for this circuit. we can add a transposition that exchanges the outputs 00 ¡ ¡ ¡ 0 and 00 ¡ ¡ ¡ 1. This new permutation is even and still maps the test vectors to the set of outputs 0XX ¡ ¡ ¡ X, and therefore, the test set is not complete for this CNT -circuit. By Proposition 3a any 2 n 1 · 1 test vectors will give´CNT nµ-completeness. ¾
ILP formulation
While Proposition 3c guarantees that an efficient test set exists for any reversible circuit, it gives no practical construction. In this section, we formulate the problem of constructing a minimal test set as an integer linear program (ILP) with binary variables. We then use this to find a practical heuristic for generating efficient test sets.
Alternately we could formulate the problem as an instance of satisfiability (SAT) [9] . This is distinct from the SAT formulation of the ATPG (automatic test pattern generation) problem [17] , where the object is to find a test pattern that detects a given fault or prove the fault undetectable. In our case the ATPG problem is relatively easy because of reversibility; the difficult part is finding a minimal test set.
Basic Formulation
We can formulate the minimal test set problem as an ILP with binary decision variables t i associated with each input vector; t i takes a value of one if the corresponding input vector is in the test set, and zero otherwise. We ensure the completeness of the test set by a set of 2n´d · 1µ linear inequality constraints. A minimal test set is then determined by minimizing the sum of the t i 's.
subject to the constraints 
T i is the n-bit binary expansion of integer i
Each feasible solution gives a complete test set composed of those vectors i for which t i 1. For relatively small circuits this ILP can be solved efficiently using an off-the-shelf optimization tool such as CPLEX [12] . Using this formulation and CPLEX 7.0, we obtained minimal test sets for all optimal 3-wire CNT-circuits. CPLEX was able to solve the ILP for each circuit in a fraction of a second on a Sun SPARC. Table 1 gives a distribution of minimum test set size with respect to the number of gates in the circuit. We should note that the optimal CNT implementation of a given function is not unique, and therefore the distribution in Table 1 may be dependent on the particular optimal set chosen.
As expected, the number of test vectors needed generally increases with the length of the circuit. However, there are long circuits that have more efficient test sets than much shorter circuits. The largest minimal test set had 4 vectors, however, we can construct suboptimal circuits that require 5 test vectors.
Circuit Decomposition Approach
Solving the ILP exactly is feasible for small circuits; however, since the number of variables increases exponentially with the number of input/output bits, it is impractical for large circuits. An alternate approach is to decompose the original circuit into smaller sub-circuits acting on fewer input/output bits, and use the ILP formulation iteratively for these sub-circuits combining the test vectors dynamically; a similar approach has been used for irreversible circuits [10] . While the resulting test set is not guaranteed to be minimal, it is generally small enough to enable efficient testing. Furthermore, it may be possible to use lower bounds to ensure the test set is not much larger than a minimal one. For example, the size of the minimal test set of a sub-circuit can be used to bound that of the larger circuit. The algorithm shown in Figure 3 uses this decomposition approach. First the circuit is decomposed into a series of circuits acting on a smaller number of wires. One way to do this is to start at the input of the circuit and add gates to the first sub-circuit C 0 until no more can be added without having C 0 act on more than m wires. Then we continue with C 1 , and so on until the entire circuit has been decomposed. The remaining steps in the algorithm are best illustrated by an example.
Consider the decomposition of the reversible circuit in Figure 4 . Though the entire circuit acts on six wires, each sub-circuit acts on no more than four. Using the ILP formulation on C 0 gives test vectors:
where the X's represent don't cares and the left and right halves represent the test vectors at the input and output of C 0 , respectively. Sub-circuit C 1 acts on wires x 0 , x 1 , x 4 and x 5 . We generate the ILP for C 1 , and add the following constraints:
Solving this ILP gives the solution t 6 t 11 t 12 1. Incorporating these values into the previous test vectors we have: Sub-circuit C 2 acts on wires x 0 , x 1 , x 2 , and x 3 . We generate the ILP for this sub-circuit, and incorporate the current test set using the following constraints:
Solving this ILP gives solutions t 5 , t 7 , t 8 , and t 12 . The last three can be incorporated into the previous test set, however the first test vector must be added: Filling the don't cares with 0's and applying C 1 to the test set yields a complete test set for C. While the resulting test set is not guaranteed to be minimal in general, in this case it is, as can be shown by applying the ILP method on the entire circuit.
Test Set Compaction
The circuit decomposition method in the previous section will generally lead to redundant test sets. One way to reduce this redundancy is to compact the test set, that is, find the smallest complete subset. This approach has been considered previously for use with ATPG (automatic test pattern generation) algorithms for conventional circuits [11, 6, 7] .
The ILP formulation in Section 5.1 can be used to perform this test set compaction. We simply eliminate all test vectors that are not in the original complete test set, along with the corresponding columns in the constraint matrix. Generally, this ILP can be solved more efficiently than the minimal test set ILP, since it has significantly fewer variables.
Simulation Results
In this section we discuss the results of simulations we have conducted to evaluate the performance of our algorithm. We generated random CNT-circuits of various lengths over 8, 16, 24 and 32 wires. The circuits were generated by selecting at random from the set of all allowable NOT, C-NOT, and Toffoli gates. Each circuit was decomposed into sub-circuits acting on at most 8 wires, and our algorithm was used to find a complete test set. Figure 5 shows the average number of test vectors needed with respect to the circuit length. At least 150 circuits were generated for each data point.
The average execution time for the algorithm seemed to increase linearly with circuit length and did not vary very much with the number of input/output wires, all with the exception of the 8-wire case for which execution time appeared to increase exponentially with circuit length. This is most likely due to the fact that for this latter case the number of constraints increases linearly with the number of gates, yielding increasingly difficult ILPs. On the other hand, for the circuits on more than 8 wires, an increase in the length of circuit does not generally lead to significantly harder individual ILPs, rather only a (linearly) larger number of them to solve.
Test compaction, as expected, was most effective for longer circuits, eliminating an average of approximately one redundant test vector for circuits lengths of 800 or more.
Cell Fault Model
While the use of the stuck-at fault model has been very effective in conventional circuit testing, other fault models may be more appropriate for reversible circuits, especially in the quantum domain. For example, the cell fault model [13] , where the function of the faulty k ¢ k gate changes arbitrarily from the desired function, may be more realistic. In this section we extend some of our results to this model.
The following proposition provides a simple necessary and sufficient condition for a test set to be complete for the cell fault model. Proof If a test set does not set the input wires of a gate to a particular value say a, then it would not be able to detect a failure in this gate that only affects the output of a.
On the other hand, if the input wires of every gate in the circuit can be set to all possible values by the test set, then any single-gate failure will affect at least one test vector, changing the value at the output of the gate. By the observability property of reversible circuits, this will be reflected in a change at the output. ¾ Let g 1 g l be the gates in a reversible circuit, and k 1 k l the respective gate sizes. If we consider every possible value at the input of each gate as representing a distinct fault, the total number of faults that need to be covered is ∑ Suppose this is false. By Lemma 2 every test vector covers exactly l faults and a fault f is covered by exactly 2 n k´f µ input values. Therefore the number of times faults in F C can be covered is ∑ f ¾F C 2 n k´f µ and the current test set accounts for m ¡l of these.
Furthermore, each of the remaining input vectors must cover more than ∑ f ¾F C 2 k´f µ of the already covered faults, otherwise our assertion would be true. Combining these we have the following inequalities.
The second inequality is false since the right side can be no larger than l. Therefore we have a contradiction, and our proposition must be true.
We can iteratively apply this property to obtain an upper bound on the number of test vectors needed for completeness. A weak form of the above result enables a simple closed form upper bound. To cover the first 2 k l faults we need at most 2 k l l test vectors, since each test vector we add covers l faults. To cover the next 2 k l 1 faults we need at most 2 k l 1 ´l 1µ test vectors, and so on. Thus, we can cover all single cell faults using no more than ∑ very conservatively in order to obtain a closed form, a much tighter bound can be obtained by applying this property directly. In fact, by iteratively applying this property, one can show that no more than 108 test vectors are needed for complete testing.
To obtain an ILP formulation for the cell fault model only the constraints given in Section 5 need to be modified. For each k ¢k gate at each level we generate 2 k constraints, one for each of the possible inputs to the gate. The circuit decomposition method from Section 5.2 as well as the test set compaction method in Section 5.3 can be applied as in the stuck-at fault case.
Conclusions and Future Work
We use the property of reversibility to simplify the testing problem for reversible circuits, and give conditions for an input set to fully test a reversible circuit under both the stuck-at and cell fault models. We develop some theoretical results on test set constructions and´L nµ-complete test sets for several reversible gate libraries. The problem of finding minimum size test sets is formulated as an integer programming problem. Because this formulation is intractable for large circuits, we give a circuit decomposition method, incorporating the ILP formulation. This approach yields complete, though not necessarily minimal, test sets. Simulation results show that the resulting test sets are generally small.
An ongoing area of work is determining good lower bounds on the size of the minimal test set. This would be useful in evaluating the efficiency of complete test sets generated by heuristic algorithms such as ours. Towards this latter goal, we also plan to search for non-trivial test circuits with known minimal test set sizes. In addition to fault detection, we also plan to study fault diagnosis, that is, using test sets to localize faults. As with fault detection, fault diagnosis may be much easier for reversible circuits than for irreversible ones. Finally, though we have focused on testing of classical reversible circuits here, we hope to extend our work to non-classical quantum circuits as well. In particular, the work using the cell fault model in Section 6 may be useful for the quantum case.
